The new ATLAS ITk pixel system will be installed during the LHC Phase-2 shutdown, to better take advantage of the increased luminosity of the HL-LHC. The detector will consists of five layers of stave-like support structures in the most central region and ring-shaped supports in the endcap regions, covering out to |η| < 4. While the outer three layers of the Pixel Detector are designed to operate for the full HL-LHC data taking period, the innermost two layers of the detector will be replaced around half of the lifetime. The ITk pixel detector will be instrumented with new sensors and readout electronics to provide improved tracking performance and radiation hardness compared to the current detector. Sensors will be read out by new ASICs based on the chip developed by the RD53 Collaboration. The pixel off-detector readout electronics will be implemented in the framework of the general ATLAS trigger and DAQ system. A readout speed of up to 5 Gb/s per data link will be needed in the innermost layers. Results of extensive tests which are being carried out to prove the feasibility of implementing serial powering, the baseline for the ITk pixel system and multi-module readout will be presented.
Introduction
The upgrade of the central tracking system of the ATLAS [1] experiment (Inner Tracker, ITk) plays a fundamental role in the preparation for the operation at the High Luminosity Large Hadron Collider (HL-LHC) that will start in the middle of 2026. The design of the ITk benefits from the experience gained over more than two decades in the construction and operation of the existing ATLAS inner tracking detector that has been highly successful for the exploitation of LHC physics up to and well beyond its original design requirements. This is particularly true of the existing Pixel system [2] that was upgraded in 2015 during the first Long Shutdown (LS1) of the LHC with the insertion of an additional pixel layer within 3.4 cm of the beam line. This so called Insertable B-Layer [3] (IBL) uses a combination of sensor technologies, namely high-resistivity, planar and 3D, silicon detectors. These technologies are also the baseline for the ITk Pixel Detector. However the strong requirements imposed for a Pixel Detector operating at HL-LHC demand the development and implementation of new technical solutions.
The ITk Layout
The Strip Detector, covering |η| < 2.7, is complemented by a five layer Pixel Detector extending the coverage to |η| < 4 [4] . The Pixel and Strip Detector volumes are separated by a Pixel Support Tube (PST). In addition, to cope with the harsh radiation environment expected for the HL-LHC, the inner two layers of the Pixel Detector are replaceable. The inner two pixel layers are separated from the outer three layers by an Inner Support Tube (IST), that facilitates a replacement of the inner layers. The combined Strip plus Pixel Detectors provide a total of 9 space points in the |η| < 4 volume. The new detector has been designed with less inactive material in the tracking volume (comprising less than one radiation length up to |η| of 2.7) and will deliver a performance that is at least as good, and in many cases better, than the existing detector, but in a much more hostile tracking environment with an average of up to 200 protonproton interactions per beam crossing. The pixel cell size will be reduced to 50×50 µm 2 or 25×100 µm 2 to improve intrinsic spatial resolution and two track separation. The choice between these two geometries will be taken on the basis of physics simulation, weighted against technical feasibility.
As an example, the ITk tracking performance in terms of d 0 and z 0 resolution for the two pixel cell sizes is shown in Fig.1 , compared to the performance of the existing ATLAS inner tracking detector. 
Mechanics and services
The local supports provide mechanical support, alignment, routing of services and thermal management of the pixel modules. They are made of low mass, high rigidity and high thermal conductivity materials, as carbon based composites. A small diameter titanium pipe is embedded in the structure to allow heat removal via a CO 2 cooling system. The CO 2 evaporation temperature is assumed to be -30 • C. The outer barrel local supports are staves that are positioned along the beam direction at various radii. The outer end-caps local supports are rings which are positioned perpendicular to the beam direction at different z locations, chosen to guarantee hermeticity. The innermost system is equipped with both types of local supports. Local supports also carry all the electrical services from the modules to the end of the structures. Several dedicated thermo-fluidic and thermo-mechanical prototypes have been tested to qualify the local support structures in the outer barrel, the outer disks and the innermost system.
Pixel modules
The hybrid pixel module is made of two parts: a passive high resistivity silicon sensor interconnected to a front-end read-out chip fabricated in CMOS technology, called together a bare module, and a flexible PCB, called a module flex, glued on the backside of the sensor. The connections from the flex to the front-end chips and the sensor are made with wire bonds. The silicon sensor and front-end read-out chip are joined using a high density connection technique called flip-chip bumpbonding (either using SnAg/SnPb or Indium bumps). The hybridization process needs to be studied in detail due to the fact Figure 2 : Layout-view for RD53A compatible 3D sensors, of three different pixel cell geometries: 50x50 µm 2 with one central junction column (left), 25x100 µm 2 with one junction column (1E, center) and 25x100 µm 2 with two junction columns (2E, right) [6] .
that the read-out chips will be produced in larger sizes (300 mm diameter), the increased bump density and the reduced sensor thickness with respect to the present ATLAS tracker. In the new ITk layout most of the modules are designed to be "quad" modules, where a single sensor is interconnected to four frontend chips. The area between read-out-chips is minimized and fully active being covered by ganged pixels on the sensor. Compared to the design used for the IBL, the ITk Pixel Module required several improvements, discussed in the next sections. The power consumption of a quad module is around 7 W and this must be removed to prevent thermal run-away of the sensor during the entire lifetime of the detector and a per pixel leakage current below 10nA. The modules will be placed on the local support, with the backside of the front-end chips in contact with the support.
Sensor Technologies
The baseline sensor technologies for the ITk Pixel system are 3D sensors for the innemorst layer and thin planar sensors elsewhere. The 3D sensor technology has been selected for the innermost layer thanks to its radiation hardness and low power dissipation. In the replacement hypothesis, the highest fluence expected is 1.3×10 16 n eq /cm 2 , and a hit efficiency greater than 97% has been demonstrated for 3D devices with 50×50 µm 2 pixel geometries up to this fluence [5] .
The new 3D technology developed for ITk is characterized by an active thickness of 150 µm and the processing is carried out with the use of a handle wafer that is afterwards partially etched away. The reduced thickness with respect to the 3D sensor generation used in the Insertable B-Layer (IBL) (230 µm thickness) allows to decrease the electrode column diameter to a maximum value of 10 µm. A reduced thickness is also essential to reduce the hit cluster size, especially for high |η|, and hence the data rate. The last open technological choices for 3D sensors regard the electrode configuration in case the 25×100 µm 2 pixel cell geometry is selected, where one or two junction columns per cell can be implemented (see Fig.2 ) [6] . While the single electrode design would result in a better yield, the double electrode approach would, in principle, offer more radiation tolerance, thanks to the shorter collection path. Also the planar pixel sensor technology developed for ITk has evolved with respect to the one implemented in the present AT-LAS Pixel System. The n-in-p technology has been chosen because it is a single sided process, simplifying the production flow with respect to the n-in-n technology. A possible drawback of this choice is related to the location of the guard-ring structure on the front-side with the consequence that a significant portion of the sensor bias is present at the perimeter of the pixellated surface of the sensor. This faces the front-end chip with a separation of 5 µm to 25 µm. The front-end chip surface is at local ground and therefore high voltage insulation is required in the overlap area of the sensor perimeter and the front-end chip. Two different methods have been applied so far in the prototype modules, allowing to apply over 800V of bias voltage to the pixel assembly without the occurence of sparks. The first one is the deposition at wafer level of a 3 µm layer of Benzocyclobutene (BCB), either on the sensor or front-end chip as an additional passivation material. The second one is the Parylene coating applied after the module is assembled, including wire bonding. The choice of active sensor thickness of 100 µm in the second layer and 150 µm in the outer layers has been done on the basis of the hit efficiency saturation after irradiation, given the fact that thinner sensors achieve the required hit efficiency at lower bias voltages compared to the thicker samples [7] . The highest fluence expected in the second layer is 3.8×10 15 n eq /cm 2 . Localized charge losses have been observed in planar sensors at high fluence levels beneath the biasing structures, implemented to allow for the electrical characterization and quality assurance of the sensors before interconnection to the read-out chip. This effect is expected to be more relevant for the new small pixel cells, due to the higher fraction of the area occupied by punchthrough structures or polysilicon resistors. The low threshold achievable with the RD53A chip should help, on the other side, to recover the hit efficiency. Using sensors interconnected to the FE65-P2 chip [8] , a precursor of the RD53A, able to work at threshold levels as low as 700 e, it has been observed that the efficiency loss due to the biasing structures at this threshold value and a bias voltage of 400V, after irradiation at 3×10 15 n eq /cm 2 , could be reduced to (0.9±0.1)%, when integrated over the full cell area, an effect significantly lower than in the FE-I4 case (see Fig.3 ). The feasibility of implenting biasing structures also in the final ITk sensors will have to be confirmed with the study of hit efficiency in irradiated RD53A modules. Several planar pixel productions of different silicon foundries have been completed, implementing single or multi-chip RD53A compatible sensors, and the first RD53A modules are being tested at the time of writing. An example of the layout of RD53A compatible planar pixel cells, with and without biasing structures, is shown in Fig.4 . Monolithic CMOS sensors, as an alternative sensor technology for the fifth pixel barrel layer, are also being investigated. A vigorous R&D program, started in 2007, has demonstrated that it is indeed possible to produce pixel CMOS sensors with radiation hardness up to a fluence of 10 15 n eq /cm 2 and above that will meet the radiation tolerance requirements for the outer layer of the ITk Pixel Detector. This can be done with good charge collection efficiency within 25 ns, resulting in a hit efficiency above 95% even after irradiation [9] . Mono- Figure 3 : Efficiency projection measured with FE65-P2 modules along the column direction for the 25×100 µm 2 pixel cell geometry. The module has been irradiated at a fluence of 3×10 15 n eq /cm 2 . The combined effect of charge sharing and poly-silicon resistors is visible around x=0 and x=100 µm. The measurements were taken at a chip threshold of 700e [4] . Figure 4 : Design of the 50x50 µm 2 (top) and 25x100 µm 2 (bottom) planar pixel cell geometry for RD53A compatible sensors. The designs on the left sides are relative to devices where a biasing structure has been implemented, with a punch-through dot common to four pixel cells. On the right side, pixel cells without a biasing structure are shown [4] . lithic CMOS sensors could offer the advantage of cost reduction, thanks to the process on industrial 8" wafer lines and the possibility of avoiding the expensive and time consuming flipchipping step. Full-scale chip prototypes in different CMOS technologies are now being characterized and evaluated. At the end of this phase the most promising design will be submitted, that will have to implement all the functionality needed to ensure full compatibility with the hybrid quad module.
The ITk Pixel read-out chip
The design of the ITk read-out chip has evolved in several ways with respect to the one employed in the present tracker: the analogue front-end can operate at lower threshold compensating for the loss of collected charge due to radiation damage, the read-out architecture has been improved to comply with the higher hit density and event rate and the radiation tolerance has been increased to at least 500 Mrad. The power consumption was also reduced and this has a positive effect on the material budget (less massive cables and reduced cooling requirements). The ITk pixel read-out chip will be based on the prototype chip developed by the RD53 Collaboration in 65 nm CMOS technology [10] . The first measurements of bare chips and modules assembled with the RD53A chip show encouringing results regarding the basic functionalities and the low level of the threshold achievable, that is a fundamental parameter to ensure high hit efficiency after radiation [11] . The ITk read-out chip will be submitted in 2019 and will feature one of the three flavors of the analog section presently implemented in the RD53A chip. The digital data output stage of the chip uses four 1.28 Gb/s lines for a total output bandwidth of 5.12 Gb/s. All lines will be needed in the innermost layer for a single chip while in the outermost layers only a subset of data lines will be needed per chip. In order to make the best use of the available bandwidth and to reduce the amount of material in the data cables, it is necessary to aggregate several front-end chip to use the full 5.12 Gb/s bandwidth available in each data cable. This operation is performed by the data aggregator chip, located close to the module.
Serial powering
The choice of serial powering for the ITk Pixel Detector is designed to minimize the amount of material, especially inside the tracker volume, thanks to the reduction of the number of cables needed to distribute the low voltage supplies to the modules, connecting groups of modules in series on a single line. The front-end chips can take a constant current from the serial input, use what is needed to supply the internal analog and digital circuitry and shunt surplus current to ground. The drawback of such a scheme is the possibility of loosing a full chain in case of one malfunctioning module. To prevent these occurences, a protection chip (PSPP) monitors the current absorbed and can isolate the module from the serial line in case of problems. The powering of the PSPP chip is independent of the module powering. The distribution of the sensor bias voltage will be parallel over each low voltage serial power line and will use a single line. In case of very long module chains, or if the bias voltage requested by the module is not very high, as can happen in the case of 3D sensors, it may be necessary to use multiple HV lines per serial group. The reference voltage will be the local module ground, so each module of the serial line will see a different bias voltage. Different solutions, as a switch or a fuse, are being considered to isolate problematic modules from the HV line and avoid collective failures. The choice of serial powering leads to the necessity of transmitting data signals to and from the modules AC coupled. Prototyping activities to prove the feasibility of implementing serial powering are being carried out at the moment. FE-I4 modules have been loaded on a demonstrator stave and operated in serial powering mode (see Fig.5 ). Preliminary results show that no additional noise or cross-talk is added by the serial powering operation with respect to the parallel mode. The demonstrator stave program will continue next year with quad modules assembled with RD53A read-out chips.
Conclusions and Outlook
The design and construction of the new ATLAS tracker for the HL-LHC phase poses several challenges to deliver a comparable or even improved physics performance with respect to the present one, in the much harsher conditions of the HL-LHC. The fundamental features of the layout and the baseline technologies of the ITk detector have been defined. All the main detector concepts employed in the design have been verified with a multi-faceted prototyping campaign extending from the basic components, as sensors and chips, to the largest mechanical structures. A tight production plan foresees a distributed assembly process, with several industrial partners and multiple module production and testing sites. Particular attention will be devoted to the optimisation and standardisation of the assembly and test procedures with the aim of reducing as much as possible the differences and of delivering the new tracker detector in time for the integration in the experiment.
